Infotech IT Walkin Jun 25 - 26



Industry Type   Semiconductors/ Electronics
 
Job Description   

Dear All,

Greetings of the day!

ASIC- Verification

Exp: 2 Yrs - 10 Yrs

Work Locations: Hyderabad & Bangalore Positions:

 Multiple Required Skills :

--> Expertise exp in System Verilog & OVM .

--> Expertise exp in System Verilog & e-specman.

--> Expertise exp in Mixed Signal Verification.

--> Expertise exp in Low Power Design Verification.

--> SOC Verification with ' C ' based Verification Environment

Please do write me an email with your updated resumes , appreciate your references at the earliest.

Feel free to reach me on +91-9885875877

NOTE:: This is a scheduled Walkin, we will not encourage people walking directly unless they forward their resumes to us for the Technical Validation.

Thanks & Regards

Praveen Kumar Vemula.

Desired Profile  

Dear All,

Greetings of the day!

ASIC- Verification

Exp: 2 Yrs - 10 Yrs

Work Locations: Hyderabad & Bangalore Positions:

Multiple Required Skills :

--> Expertise exp in System Verilog & OVM .

--> Expertise exp in System Verilog & e-specman.

--> Expertise exp in Mixed Signal Verification.

--> Expertise exp in Low Power Design Verification.

--> SOC Verification with ' C ' based Verification Environment

Please do write me an email with your updated resumes , appreciate your references at the earliest.

Feel free to reach me on +91-9885875877

NOTE:: This is a scheduled Walkin, we will not encourage people walking directly unless they forward their resumes to us for the Technical Validation.

Thanks & Regards

Praveen Kumar Vemula.

Experience   4 - 9 Years

Industry Type   Semiconductors/ Electronics

Role   Team Lead/Tech Lead

Functional Area    Embedded/EDA /VLSI/ASIC/Chip Design

Education   UG - Any Graduate - Any Specialization,Graduation Not Required

PG - Any PG Course - Any Specialization,Post Graduation Not Required

Compensation :    Best in the industry & Competitive

Location   Bengaluru/Bangalore, Hyderabad / Secunderabad

Keywords   Verification, System Verilog, Mixed signal, OVM,

No comments: